


|  |   |
|--|---|
| <p>92-081833/11 L03 U11 U12 PHIG 04.09.90<br/>PHILIPS GLOEILAMPEN NV *EP-474-289-A<br/>04.09.90-US-578106 (11.03.92) H011-29/78<br/>Mfr. of low leakage poly:silicon thin-film transistor - including depositing thin alkali-resistant inorganic film on glass substrate before first silicon oxide layer<br/>C92-037806 R(DE FR GB IT NL)</p>   | <p>L(4-C2A, 4-C3, 4-C10B, 4-C12C, 4-C16, 4-E1)</p>  |
| <p>Low leakage current thin-film transistor is mfd. by: depositing a thin layer of alkali-inert material (2) on a glass substrate (1) of annealing pt. below 650°C; adding a thick CVD SiO<sub>2</sub> layer (3); adding a thin amorphous Si layer at 520-570°C; annealing at below 650°C in N<sub>2</sub> to form a large grain poly Si layer; patterning the poly Si to form islands; oxidising the islands at below 650°C to form thin gate oxide (6); adding a thick, heavily doped poly Si gate layer (8); lightly implanting source and drain areas (9,10); adding thin overall CVD SiO<sub>2</sub> (11); heavily doping poly Si (12, 13) adjacent the lightly doped source and drain; annealing at below 650°C; and hydrogenating at 200-400°C in an H<sub>2</sub> plasma.</p> <p><b>ADVANTAGE</b><br/>Transistors having low leakage current are formed on low-cost commercial glass substrates.</p> | <p><b>PREFERRED</b><br/>Inorganic layer (2) is 800-1200 Angstrom Si<sub>3</sub>N<sub>4</sub>. The glass substrate has an annealing pt. of 550-650°C. The thick poly Si layer is annealed at 580-620°C. The gate oxide (6) is formed at 550-650°C at 5-50 atmos. pressure.</p> <p>The first and second layers have thicknesses respectively of 500-1500 and 4000-7000 Angstrom. The second poly Si layer is doped with BF<sub>3</sub>.</p> <p><b>MODIFIED METHOD (Claimed)</b><br/>The thick SiO<sub>2</sub> layer (3) is deposited direct onto a semiconductor substrate, with the inorganic (nitride) layer (2) omitted. (10pp1550KGDwgNolc/2).<br/>(E) ISR: EP-129037 2 Jnl. Ref.</p> <p>EP-474289-A+</p> |

C 1992 DERWENT PUBLICATIONS LTD.  
128, Theobalds Road, London WC1X 8RP, England  
US Office: Derwent Inc., 1313 Dolley Madison Boulevard,  
Suite 401, McLean, VA22101, USA  
Unauthorised copying of this abstract not permitted



EP-474289-A

© 1992 DERWENT PUBLICATIONS LTD.  
 128, Theobalds Road, London WC1X 8RP, England  
 US Office: Derwent Inc., 1313 Dolley Madison Boulevard,  
 Suite 401, McLean, VA22101, USA  
 Unauthorised copying of this abstract not permitted



Europäisches Patentamt  
European Patent Office  
Office européen des brevets



Publication number:

0 474 289 A1

12

## EUROPEAN PATENT APPLICATION

21 Application number: 91202178.9

51 Int. Cl.<sup>5</sup>: H01L 29/784

22 Date of filing: 28.08.91

30 Priority: 04.09.90 US 578106

43 Date of publication of application:  
11.03.92 Bulletin 92/11

84 Designated Contracting States:  
DE FR GB IT NL

71 Applicant: N.V. Philips' Gloeilampenfabrieken  
Groenewoudseweg 1  
NL-5621 BA Eindhoven(NL)

72 Inventor: Mitra, Udayanath  
c/o INT. OCTROOIBUREAU B.V. Prof.

Holstlaan 6  
NL-5656 AA Eindhoven(NL)  
Inventor: Venkatesan, Mahalingam  
c/o INT. OCTROOIBUREAU B.V. Prof.

Holstlaan 6  
NL-5656 AA Eindhoven(NL)

74 Representative: Houbiers, Ernest Emile Marie  
Gerlach et al  
INTERNATIONAAL OCTROOIBUREAU B.V.  
Prof. Holstlaan 6  
NL-5656 AA Eindhoven(NL)

54 A method for the fabrication of low leakage polysilicon thin film transistors.

57 According to one aspect of the invention thin film transistors exhibiting a reduced reverse leakage current are manufactured according to a method which includes the following steps:

Depositing a relatively thick layer of silicon oxide on a substrate by chemical vapor deposition, depositing a relatively thin polysilicon layer, annealing the relatively thin polysilicon layer at a temperature of less than 650 °C in a nitrogen atmosphere to cause large grain formation, forming islands by etching the thin polysilicon layer, forming a thin gate oxide layer on at least one of the islands by oxidation under high pressure at a temperature below 650 °C, depositing a relatively thick doped polysilicon layer on the gate oxide layer, forming a gate from the, relatively heavily doped, relatively thick polysilicon layer while having exposed laterally adjacent areas of the gate oxide layer and the underlying polysilicon island, lightly doping portions of the resultant exposed areas of the island of polysilicon laterally adjacent to the gate to form lightly doped source and drain areas, depositing a thin layer of silicon oxide on the gate and lightly doped source and drain areas, relatively heavily doping exposed areas of the layer of polysilicon laterally adjacent to the lightly doped source and drain areas to form relatively heavily doped source and drain areas, annealing the source and drain areas at a temperature of 600 °C to 750 °C and then hydrogenating the resultant device at a temperature of less than about a 400 °C with the hydrogen plasma.




FIG.1

employed: a thin layer of an alkali-inert inorganic material is deposited on the glass substrate prior to the depositing of the first relatively thick layer of silicon oxide. This additional step is carried out at a temperature of less than 650° C.

5 Figs. 1a, 1b and 1c of the drawing are views in section, and not in scale, of several stages employed in the production of a thin film transistor according to the method of the invention. Fig. 2 is a graph showing the relationship between gate voltage and drain or leakage current of a thin film transistor of the invention.

When the substrate is glass, preferably it is one having an annealing point of greater than 650° C. However, other glass substrates may be employed.

10 Preferably, the method of the invention for manufacturing a thin film transistor employing a glass substrate embodies first depositing a thin layer of an alkali inert inorganic material on a glass substrate. This alkali inorganic material may, for example, be silicon nitride. However other alkali-inert inorganic materials may be employed such as silicon oxynitrides. The thickness of the layer of the alkali-inert inorganic material preferably is about 800-1200 Å. A relatively thick layer of silicon oxide is then deposited, by chemical vapor deposition, on the layer of alkali-inert inorganic material. A relatively thin polysilicon layer 15 is then deposited at a temperature of 520 to 570° C on the layer of silicon oxide. This thin polysilicon layer is then annealed at a temperature of less than 650° C (preferably at a temperature of 580 - 620° C) in a nitrogen atmosphere.

Selected portions of this polysilicon layer are then removed by etching so as to form desired islands in this polysilicon layer and exposing selected areas of the silicon oxide layer. A thin gate oxide layer is then 20 formed on these islands by oxidizing this island under a high pressure at a temperature below 650° C. Preferably a temperature range of 550° C - 650° C and a pressure of 5-50 atmospheres is employed. A gate is then formed on the gate oxide layer by depositing a heavily doped polysilicon layer on the gate oxide layer and etching portions of this relatively heavily doped polysilicon layers to form the gates. The p or n dopants are implanted in areas of the islands of polysilicon slightly adjacent to the gates to form lightly 25 doped source and drain areas.

A thin layer of silicon oxide, preferably 500 Å - 50000 Å is then provided on the gate and on the adjacent doped source and drain areas by chemical vapor deposition. The layers of silicon adjacent to the relatively lightly doped source and drain areas are then heavily implanted with p or n dopants and annealed at a temperature below 650° C.

30 The resultant device is then hydrogenated at a temperature of less than about 450° C with a hydrogen plasma. Preferably, hydrogenation is carried out at a temperature of 200° C - 450° C.

The relatively lightly doped source and drain areas may be provided with an implant dose of 0 to 5 x 10<sup>13</sup> atoms/cm<sup>2</sup> while the relatively heavily doped source and drain areas may be provided with an implant dose of 5 x 10<sup>13</sup> - 5 x 10<sup>15</sup> atoms/cm<sup>2</sup>. The doping concentration in the heavily doped gate may be from 35 10<sup>19</sup> to 10<sup>21</sup> atoms/cm<sup>3</sup>.

As a dopant, source BF<sub>2</sub> may be employed; however, other possible doping sources such as B, P, as may also be employed. Doping may be carried out by ion implantation.

40 Preferably, the relatively thick layer of silicon oxide has a thickness of 15,000 - 25,000 Å, the relatively thin polysilicon layer has a thickness of 800 - 1700 Å and the relatively thin layer of silicon oxide has a thickness of about 800 - 1200 Å. Preferably, the relatively thick polysilicon layer has a thickness of 4000 Å - 7000 Å.

When the substrate is relatively free of alkali, such as quartz or a semiconductor, the layer of the alkali-inert inorganic material and the relatively thick silicon oxide layer may be omitted. the relatively thin polysilicon layer may then be deposited directly on the substrate.

#### 45 Example 1

On a cleaned glass wafer 1 a silicon nitride layer 2 of a thickness of about 1500 Å was deposited by an LPCVD process. A first relatively thick layer of silicon oxide 3 of a thickness of 2 microns was then 50 deposited by a LPCVD process on the layer of silicon nitride. A relatively thin layer of polysilicon 4 was then deposited by a LPCVD process on a relatively thick layer 3 of silicon oxide. This layer 4 of silicon had a thickness of about 1500 Å. The polysilicon layer 4 was then annealed in a nitrogen atmosphere at a temperature of about 600° C for about 48 hours.

55 The polysilicon layer 4 was then etched according to a desired pattern to form islands 5 from the polysilicon layer while leaving exposed portions of the silicon oxide layer 3.

A thin gate oxide layer 6 of a thickness of about 1000 Å was then formed on an island 5. A relatively thick polysilicon layer 7 of a thickness of about 5000 Å was then deposited on the gate oxide layer 6. The relatively thick polysilicon layer 7 was then heavily implanted with a boron difluoride implanter. The resulting

In the examples in the table, leakage values are in picoamps per micron of gate width. The source to drain voltage was 5 volts for all these examples. The "offset" referred to in the table is from the point of minimum leakage.

5

## Claims

1. A low temperature method of manufacturing a thin film transistor having a low leakage current, said method comprising:
  - 10 a) depositing a thin layer of an alkali-inert inorganic material on a glass substrate having an annealing point less than 650 °C,
  - b) depositing a first relatively thick layer of silicon oxide on the layer of inorganic material by chemical vapor deposition,
  - c) depositing a relatively thin amorphous silicon layer, at a temperature of 520-570 °C, on the first layer of silicon oxide,
  - 15 d) annealing said relatively thin amorphous silicon layer at a temperature of less than 650 °C in a nitrogen atmosphere, to form a large grain polysilicon layer,
  - e) etching said relatively thin polysilicon layer to remove portions of said polysilicon layer and expose selected areas of said first layer of silicon oxide and form islands in said polysilicon layer,
  - 20 f) oxidizing at least one of said islands under high pressure at a temperature below 650 °C to form a thin gate oxide layer on said island(s) of polysilicon,
  - g) depositing a relatively thick, heavily doped polysilicon layer on said gate oxide layer and etching away portions of said relatively heavily doped polysilicon layer to form a gate,
  - h) relatively lightly implanting p or n dopants in areas of said island of polysilicon laterally adjacent to said gate to form lightly doped source and drain areas,
  - 25 i) providing by chemical vapor deposition a second relatively thin layer of silicon oxide on said gate and on adjacent lightly doped source and drain areas,
  - j) relatively heavily doping areas of said first layer of silicon adjacent to said relatively lightly doped source and drain areas,
  - 30 k) annealing said source and drain areas at a temperature below 650 °C, and
  - l) hydrogenating the resultant device at a temperature of 200-400 °C with a hydrogen plasma.
2. The method of Claim 1 wherein the alkali-inert inorganic material is silicon nitride.
- 35 3. The method of Claim 2 wherein the substrate has an annealing point of about 550-650 °C.
4. The method of Claim 3 wherein said relatively thick polysilicon layer is annealed at a temperature of 580-620 °C.
- 40 5. The method of Claim 4 wherein the gate oxide layer is formed by heating the island at 550-650 °C at a pressure of 5-50 atmospheres.
6. A method of manufacturing a thin film transistor exhibiting a reduced reverse leakage current, said method comprising:
  - 45 a) forming a first relatively thick layer of silicon oxide on a semiconductor substrate,
  - b) depositing a relatively thin polysilicon layer at a temperature of less than 650 °C on said first layer of silicon oxide,
  - c) annealing said relatively thin polysilicon layer in a nitrogen atmosphere,
  - d) removing, by etching, selective portions of said relatively thin polysilicon layer to expose selective portions of said first layer of silicon oxide and forming islands in said relatively thin polysilicon layer,
  - 50 e) oxidizing at least one of said islands under high pressure at a temperature below about 650 °C to form a thin gate oxide layer on said island(s) of said relatively thin polysilicon layer,
  - f) depositing a second relatively thick polysilicon layer on said gate oxide layer,
  - g) heavily doping said second polysilicon layer and etching away, by reactive ion etching, portions of the resultant doped second polysilicon layer to form a gate,
  - 55 h) relatively lightly doping resultant exposed areas of said island of said layer of polysilicon laterally adjacent to said gate to form lightly doped source and drain areas,
  - i) providing a relatively thin, layer of silicon oxide on said gate and on said adjacent lightly doped

source and drain areas,

j) relatively heavily doping exposed areas of said island of said layer of polysilicon adjacent to said lightly doped source and drain areas to form relatively heavily doped source and drain areas,

k) annealing said source and drain areas at a temperature of 600-750 °C, and

l) hydrogenating the resultant device at a temperature of less than about 400 °C with a hydrogen plasma.

7. The method of Claim 6 wherein said high pressure oxidation of said island is carried out at a temperature of 550 - 650 °C under a pressure of 5 - 50 atmospheres.

8. The method of Claim 7 wherein the device is hydrogenated at 200 - 450 °C.

9. The method of Claim 8 wherein the second polysilicon layer is doped with BF<sub>3</sub>.

10. The method of Claim 8 wherein said first polysilicon layer has a thickness of about 500 Å to 1500 Å and said second polysilicon layer has a thickness of about 4000 Å to 7000 Å.

11. The method of Claim 1 wherein the first, relatively thick, layer of silicon oxide is deposited by chemical vapor deposition.

12. The method of Claim 2 wherein the first, relatively thick, layer of silicon oxide is deposited by chemical vapor deposition.

13. The method of Claim 5 wherein the thin layer of silicon nitride has a thickness of 800-1200 Å and the relatively thick silicon oxide layer has a thickness of 17,000 - 23,000 Å.

14. A thin film transistor exhibiting a low leakage current upon reverse biasing said transistor comprising

a) a glass substrate having an annealing point greater than 650 °C,

b) a relatively thin layer of an alkali-inert inorganic material deposited on said substrate,

c) a first relatively thick layer of silicon oxide deposited on said alkali-inert inorganic material,

d) a first relatively thin polysilicon layer deposited on said first relatively thick layer of silicon oxide,

e) a relatively thin gate oxide deposited on said first relatively thin polysilicon layer,

f) a gate, provided by a relatively heavily doped area,

g) a second relatively thick polysilicon layer provided on a portion of the surface of said gate oxide layer,

h) relatively lightly doped source and drain areas provided in portions of said first relatively thin layer of polysilicon laterally adjacent to said gate,

i) a relatively thin silicon oxide layer provided on said gate and on said lightly doped source and drain areas,

j) relatively heavily doped source and drain areas provided in portions of said first relatively thin layer of polysilicon laterally adjacent to said relatively slightly doped source and drain areas,

said source and drain areas being annealed.

15. The thin film transistor of Claim 14 wherein the alkali-inert inorganic material is silicon nitride.




FIG. 1




FIG. 2



European Patent  
Office

## EUROPEAN SEARCH REPORT

Application Number

EP 91 20 2178  
Page 1

| DOCUMENTS CONSIDERED TO BE RELEVANT  |   |  |  |
|--|---|--|--|
| Category   | Citation of document with indication, where appropriate, of relevant passages   | Relevant to claim  | CLASSIFICATION OF THE APPLICATION (Int. Cl.5)        |
| A  | IEEE TRANSACTIONS ON ELECTRON DEVICES.<br>vol. 36, no. 9-I, September 1989, NEW YORK US<br>pages 1929 - 1933;<br>TADASHI SERIKAWA ET AL: 'Low-Temperature<br>Fabrication of High-Mobility Poly-Si TFT,s for<br>Large-Area LCD,s'<br>* abstract; figure 1 *<br>* paragraph 2 * | 1, 14  | H01L29/784   |
| P,A  | PATENT ABSTRACTS OF JAPAN<br>vol. 014, no. 511 (E-0999)8 November 1990<br>& JP-A-02 211 637 ( NIPPON TELEGR & TELEPH CORP<br><NTT> ) 22 August 1990   | 1  |  |
| A  | * abstract *  |  |  |
| D,A  | US-A-4 851 363 (GENERAL MOTORS CORPORATION)<br><br>* column 4, line 50 - column 5, line 25; figures<br>*  | 1, 2,<br>13-15   |  |
| A  | IEEE TRANSACTIONS ON ELECTRON DEVICES.<br>vol. 36, no. 2, February 1989, NEW YORK US<br>pages 351 - 359;<br>AKIO MIMURA ET AL: 'High Performance<br>Low-Temperature Poly-Si n-Channel TFT,s for LCD'<br>* paragraph 2B; figure 1 *  | 6, 8,<br>10-12, 14   | TECHNICAL FIELDS<br>SEARCHED (Int. Cl.5)<br><br>H01L |
| A  | JAPANESE JOURNAL OF APPLIED PHYSICS.<br>vol. 25, no. 9, September 1986, TOKYO JP<br>HIROYUKI OKADA ET AL: 'High- Mobility<br>Amorphous-Silicon MOS Transistors'<br>pages L718-L721<br>* paragraph 1; figures 1-2 *  | 1, 5   |  |
| The present search report has been drawn up for all claims   |   |  |  |
| Place of search<br>THE HAGUE   |   | Date of completion of the search<br>07 JANUARY 1992  | Examiner<br>MIMOUN B. J.                             |
| CATEGORY OF CITED DOCUMENTS  |   |  |  |
| X : particularly relevant if taken alone<br>Y : particularly relevant if combined with another<br>document of the same category<br>A : technological background<br>O : non-written disclosure<br>P : intermediate document |   | T : theory or principle underlying the invention<br>E : earlier patent document, but published on, or<br>after the filing date<br>D : document cited in the application<br>I : document cited for other reasons<br>A : member of the same patent family, corresponding<br>document |  |





European Patent  
Office

# EUROPEAN SEARCH REPORT

Application Number

EP 91 20 2178  
Page 2

| DOCUMENTS CONSIDERED TO BE RELEVANT   |  |   |   |
|---|--|---|---|
| Category  | Citation of document with indication, where appropriate, of relevant passages  | Relevant to claim                                   | CLASSIFICATION OF THE APPLICATION (Int. Cl.5) |
| A   | IEEE ELECTRON DEVICE LETTERS.<br>vol. EDL-8, no. 9, September 1987, NEW YORK US<br>pages 425 - 427;<br>SHUNJI SEKI ET AL: 'Laser-Recrystallized<br>Polycrystalline-Silicon Thin-Film Transistors<br>with Low Leakage Current and High Switching<br>Ratio'<br>* paragraph 2; figure 1 * | 1,6   |   |
| A   | JAPANESE JOURNAL OF APPLIED PHYSICS.<br>vol. 29, no. 8, August 1990, TOKYO JP<br>FUMINORI YAMAGUCHI ET AL: 'P-Channel<br>Polycrystalline Silicon Thin-Film Transistors on<br>Glass Substrates'<br>pages L1388-L1391<br>* paragraph 2; figure 3 *                                       | 1,6   |   |
| D,A   | EP-A-0 129 037 (TEXAS INSTRUMENTS INCORPORATED)<br>* page 5, line 1 - line 19; figure 4 *  | 1,6   |   |
|   |  |   | TECHNICAL FIELDS<br>SEARCHED (Int. Cl.5)      |
| The present search report has been drawn up for all claims  |  |   |   |
| Place of search<br>THE HAGUE  |  | Date of completion of the search<br>07 JANUARY 1992 | Examiner<br>MIMOUN B. J.                      |
| <b>CATEGORY OF CITED DOCUMENTS</b><br>X : particularly relevant if taken alone<br>Y : particularly relevant if combined with another document of the same category<br>A : technological background<br>: non-written disclosure<br>P : intermediate document<br>T : theory or principle underlying the invention<br>F : earlier patent document, but published on, or after the filing date<br>D : document cited in the application<br>I : document cited for other reasons<br>& : member of the same patent family, corresponding document |  |   |   |